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An Automatic C-V Plotter and Junction Parameter
Measurements of MIS Schottky Barrier Diodes
JUH TZENG LUE
Abstract-An automatic C-V plotter which employs phase-locked
loop integrated circuits to sense the in-phase and quadrature-phase
current signal passing through the diode under test is described. The
output voltage at a moderately high frequency is directly proportional
to the junction capacitance of the diode when the reference signal of
the phase detector is in phase with the input signal. The junction
resistance of the diode can be simultaneously determined by measuring
the quadrature-phase signal. This instrument has successfully measured
the C-V characteristics of Schottky barrier solar cells.
I. INTRODUCTION
T HE capacitance measurement using point by point plot-ting of C-V bridge data is always tedious and laborious.
For rapid accessment of devices, an automatic C-V plotter is
highly desirable. To determine surface states and barrier
heights for MIS (metal-insulator-semiconductor) Schottky
barrier solar cells, a rapid C- Vmeasurement is urgently required,
since the surface states depend on the bias sweeping time and
charge storage history.
The high frequency capacitance technique developed by
Terman [1] to determine the surface-state density requires a
graphical differentiation of the experimental C-V data com-
pared with an ideal C-V curve, which is hard to determine
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accurately. Furthermore, the surface charging time is much
longer than the period of the test frequency. The ac conduc-
tance technique employed by Nicollian and Goetzberger [2] ,
which yields accurate information about surface states, suffers
from the disadvantage that the admittance due to capacitive
and resistive components are not distinguishable. The quasi-
static technique for MOS C-V measurement [3] , based on a
measurement of the MOS charging current in response to a
linear voltage ramp, is not able to measure MIS solar cells
where the insulating layer is so thin that the current can directly
tunnel through.
The current sensing circuit reported recently by Forward
et al. [4] which measures the in-phase signal, gives a simple
and direct readout of the C-V relationships. This method
though is unable to measure the out of the phase signal which
can predict other parameters of the diode.
In this work an automatic C-V plotter is described which
employs phase-locked loop integrated circuits to sense the in-
phase and quadrature-phase current signal passing through the
capacitor under test. The output voltage at a moderate fre-
quency is proportional to the junction capacitance of the diode
when the reference signal of the phase detector is in phase
with the input signal. The junction resistance of the diode can
be simultaneously determined by measuring the quadrature-
phase signal. Therefore, the junction parameters of the diode
can be accurately determined by a fairly simple method with
an instrument that can be easily constructed by using readily
obtainable FM demodulating components.
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Fig. 1. Diode equivalent circuit and measuring functions.
IL OPERATIONAL PRINCIPLES
With the applied signal at an intermediate frequency, the
series resistance k negligibly smaller than the reactance of the
diode. By an inspection of Fig, 1, where R and C represent
the junction resistance and capacitance of the diode, the out-
put voltage which is in phase with the input signal can be
written as
Vo.= [1+ U2RC(C+ Cr)R] ~
1- LO’(C+Cr)’l?2 “
This equation can be simplified as
(1)
(2)
if Q(C + C?) R >>1 and C z< Cr. Therefore, the in-phase
output voltage is directly proportional to the junction capaci-
tance and is independent of the test frequency.
The quadrature-phase output voltage is
c.JRC- CO(C+ Cr)R v
s.vn/2 = ~ _ U’(C+ Cr)R2
The junction resistance R is approximately equil to
V&R=~—
u c v=/2‘
(3)
(4)
providing that the same conditions as in (2) are applied. A
resistor Rr is placed in parallel with Cr so that the bias can be
applied to the diode. But the conditions, i.e,, R, >> l/tiC
and Rp <<R should be satisfied in order not to introduce
extra errors. For example, if Cr = 0.1 pF, C* 1000 pF for
a typical MIS solar cell, a value of Rr = 10 MS2, u = 10 kHz
will yield an accuracy of the determination of the capacitance
within 3 percent.
A phase-locked loop integrated circuit, when operated as a
demodulator, may be thought of as a coherent detector [5].
There are two conflicting requirements on loop bandwidth:
1) loop bandwidth must be asnarrow as possible to minimize
output phase jitter due to external noise;
2) the loop bandwidth should be made as large as possible
to minimize transient error due to signal modulation, output
jitter due to internal oscillator (VCO) noise, and to obtain best
tracking and acquisition properties.
These two conflicting conditions can be solved by using two
phase-locked loops. One with large time constant (narrow
bandwidth) is used to obtain higher loop gain and lower noise
jitter for the phase detector, and another one with wide band-
width is used to increase the damping factor and to improve
the stability of the VCO.
The phase of the reference square wave from the VCO can
be shifted continuously from O“ to 90° with the aid of an
external potentiometer and a proper value of the charging
capacitor. The peak phase error in the loop is equal to
(JJn
where q is the damping factor, con is the natural frequency,
and Am is the frequency range to be explored. The q and
tin have been derived as [5]
where the parameter k., k~, RI, Rz, and Cl can be readily
realized from Fig. 2. Thus 6 is given by the expression
[
1
AQJ R2C1 + —
e
kok~ 1%—
2
The greater the time constant Rz C’l the larger the peak phase
error, and the more difficult it is to synchronize with the input
frequency.
The block diagram of the measuring system is shown in Fig.
3. The potentiometer R ~ attenuates the input signal to a
voltage sufficiently small so as not to distort The linearity of
the phase detector while maintaining a large enough signal to
the input of the phase detector. Similar phase-locked loops
are used for phase detector and phase shifter, respectively.
The phase relationship between the input signal and the refer-
ence voltage is checked by a dual-trace oscilloscope.
III. CIRCUIT DESCRIPTION
The circuit detail is shown in Fig. 4. The phase of the square
wave output from 1C2 can be shifted continuously from 0° to
90° by adjustment of R3 provided that the charging capacitor
C3 has been properly chosen at a given frequency. Since the
output at pin 7 of lC1 has a floating dc level of 4 V accom-
panying the 1 V ac signal, a clamping of this dc level in order
not to saturate the following dc amplifier is necessarily. The
Zener diode D2 can do this job easily.
A linear ramp generator constructed using a simple linear
integrated circuit, as shown in Fig. 5, is used to bias the diode.
When the transistor QI is reverse biased in the cutoff region,
the small reverse collector saturation current ICBO corresponds
to a constant current to charge the condenser of the integrating
circuit. The value of l~BO extends over a very large range
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Fig. 2. Block diagram showing the function of the phase-locked loop integrated circuit.
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Fig. 4. Circuit detail of the phase detector and phase shifter.
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Fig. 5. Circuit detaif of a linear ramp generator. VR 1: sweep rate control; VR2: zero offset (+0.35 V ~ -0,8 V); switch
pdsition: 1) off, 2) ramp down, 3) ramp up, 4) standby.
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Fig. 6. C-V plot of a Schottky barrier solar cell. Sweep rate: 0.2 V/s up, 0.3 V/s down.
from several nanoamperes to microampere depending on the
reverse biasing condition, which is controlled by VR1 and the
sweeping rate. The sweeping up and down rate can be varied
from f10 mV/s to *1 V/s.
IV. PERFORMANCE
For a quick measurement of diode junction parameters the
followitig procedures are suggested:
1) with the input signal attenuated to zero, the dc output
at ZC3 should be zero; if not, adjust the reference level R ~;
2) adjust the resistor RI so that the input signal across D1
or Cl is bellow O.2 V;
3) vary the potentiometerR3 to seethat the reference square
wave from the outfnrt of VCO (pin 4 of ZCZ) can be synchro-
nized with the input signal, and its phase can be shifted from
O“ to 90°; if not, change the charging capacitor C3;
4) using an oscilloscope, adjust the phase shifter R3, to see
that the signal applied to the diode (or the calibrating capacitor
Cl) is in phase with the reference signai from the VCO of 1C2;
5) adjust the gain control RQ, so that the dc output voltage
has the same reading as the value of the calibrating capacitor;
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6) when SI is switched into the test diode, the dc output
reading indicates the value of the junction capacitance of the
diode.
An automatic C-V plot for a Schottky barrier solar cell
fabricated with a p-type, 1 !2 “ cm [1] silicon wafer with an
interface oxide layer of 24 ~ and an active area of 0.36 cmz
is shown in Fig. 6. The MIS capacitance is composed of two
components connected in series. The first capacitance is the
oxide capacitance which is independent of the applied voltage,
while the second is the capacitance of the silicon surface due
to the space-charge region. The space-charge region is named
“accumulation”, “depletion”, and “inversion” for forward,
reverse, and strong reverse bias, respectively. With increasing
applied voltage (both for forward and reverse bias), the space-
charge region widens, resulting in a decrease in the space-charge
capacitance and its accompanied total capacitance.
The MIS characteristics will be affected by the presence of
the surface states. The tot al charging current to the surface of
the silicon will be the sum of two components, one which goes
to charging the depletion region in the silicon, and the other
one which goes to charging the surface state. The surface
states have a charging time constant ~. At low frequencies
where CM <<1, all the surface states can be affected by the
dpplied field and the surface-state capacitance appears directly
in parallel with the depletion capacitance, resulting in a higher
value of total capacitance. At high frequencies where u->> 1,
the surface state cannot respond to the input signal and the
surface-state capacitance gives no contribution to the total
capacitance. In general, the capacitance of the device will
decrease monotonically with increasing frequency at a given
bias voltage. The decrease of total capacitance with increasing
frequency and bias voltage, as shown in Fig. 6, has been re-
ported by Terman [1] .
The hysteresis property of the C’-V plots comes from the
charging and discharging of the surface states and is a function
not only of bias voltage but also of sweep rate. The discrepancy
of the measured capacitance between the up and down sweep
can be greatly reduced by annealing the device in hydrogen gas
at a temperature of 300”C for one hour before each sweep. A
similar hysteresis effect has been observed by Forward et al. [4] .
To measure the junction resistance R, the reference phase is
shifted 7r/2 of the input signal. The dc output voltage is then
the reading of Vniz, and R can be calculated directly via (4).
This instrument can be economically constructed from
readily obtainable commercialized FM demodulators and can
accurately determine the junction parameters of diodes.
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